Verification Academy
no-inputs-to-task
Topic
Replies
Views
Activity
Can we define a task that has no inputs but only outputs?
SystemVerilog
SystemVerilog
,
task
,
no-inputs-to-task
1
778
March 22, 2023