Could-you-please-explain-the-concept-for-how-to-use-triple-tick-and-backslash-in-system-verilog-macrosifdef
Topic | Replies | Views | Activity | |
---|---|---|---|---|
How to use triple tick(```) and backslash (\) in system Verilog macros |
![]() ![]() |
1 | 923 | May 21, 2021 |