Wire vs Logic

[dave_59]

In reply to manjush_pv:

See What's the deal with those wire’s and reg’s in Verilog - Verification Horizons and Usage of Var - SystemVerilog - Verification Academy