Verification Academy
Why can't parameter class typedefs be used in variable declarations?
SystemVerilog
SystemVerilog
,
typedef
,
parameter
,
class
Steve_Roe
February 19, 2014, 1:49am
3
I see.
Thanks,
Steve
show post in topic