In reply to Mahdiyar:
In reply to Reuben:
Thank you for your reply.
So if I use parameter syntax, it would not work in FPGA. right?
Parameters can be used in RTL design and of course it’ll work on FPGA. Basically parametes synthesizes to “wires connected to VDD/GND”.