Verification Academy
Which syntax can be Synthesized?
SystemVerilog
SystemVerilog
,
synthesize
Mahdiyar
September 1, 2016, 9:24am
5
In reply to
sumitwankhade
:
Thank you for the explanation.
show post in topic