Uvm_object_utils unexpected "SystemVerilog keyword 'typedef'"

In reply to mreister:

Many SystemVerilog syntax errors are because of problems before the reported error line number. It would help if you showed the code from the class declaration header up to the reported error.