Verification Academy
UVM clock Agent
UVM
uvm_agent
,
uvm_sequence
,
uvm-interface
,
UVM
,
systemverilog-interface
SARTH21
December 2, 2019, 5:32am
7
In reply to
chr_sue
:
yes . I kept missing “endtask” gives me the same error above.
show post in topic