Tutorial for Gate Level Simulation

Downloads
,
1

Is there a tutorial here on how to do gate level simulations? I’ve tried to do some research but the topics I’ve seen here are more in UVM and System Verilog but none for gate level simulations.

I’m not asking how to do it using any tools. What I need are the proper way on creating a testbench for a gate level simulation.
In my experience, my testbench is running good on RTL simulations but on gate level simulations some problems suddenly appear like my assertions are failing because of glitches, sampling of data by the monitor is wrong, etc.

So, do you have any tutorial for do’s and dont’s on creating a test bench for gate level simulations?

Thanks.

Regards,
Reuben

2

In reply to Reuben:
Hello Reuben,

Could you be able to share with me information regarding how to perform (steps) Gate Level Simulations, and commands that are to be used for GLS on Mentor Graphics or Other company EDA tools.

I have been looking for answers all over the internet but not able to find reliable source. I have developed verification environment using SystemVerilog and I have actually converted my RTL design into Gate level netlist but I want to know commands and steps involved in performing simple GLS.

regards,
Yogesh

3

In reply to yogeshraut712:

Hi Yogesh. That was also my problem before. There are no good resources in the Internet to learn Gate Level Simulation. So I just learned from doing it in my job. I cannot give you the commands since it is not allowed here in the Verification Academy to discuss tool-related things.

GLS can be better learned by doing it rather than by reading. Maybe one of the hindrance why there are no tutorials in internet is because they don’t know where to get the cell library.

I guess it is good if Verification Academy can add a tutorial here.=)

4

In reply to Reuben:

One reason for the lack of resources on GLS is the fact that there are so few people left doing it. FPGAs can no longer be represented accurately for GLS, and formal tools handle gate-level topologies with much better accuracy.

5

In reply to dave_59:

I see. I would like to learn how to use those Formal tools too. I hope there are tutorials online. I don’t think I can be able to ask my employer to train me for it. They already have a particular team that does that.

6

In reply to dave_59:

In reply to Reuben:
One reason for the lack of resources on GLS is the fact that there are so few people left doing it. FPGAs can no longer be represented accurately for GLS, and formal tools handle gate-level topologies with much better accuracy.

Hi Dave,

Is there a tutorial explaining formal Vs dynamic simulation for GLS. What are benefits of using one over another for design types.

7

In reply to dave_59:

I don’t know how to work with GLS in Questa 10.0b ?? so I have to add any library for that? how to add-in Questa? I got netlist file with no include (.edn) file but giving the error like :

Module ‘LUT2’ is not defined

if I include (.edn) then give error as :

edif.edn(1): near “(”: syntax error, unexpected ‘(’, expecting class

What i have to do? replay as soon as possible

8

In reply to kansagaratushar:

EDIF is another format that needs to be converted to Verilog before running a simulation.

9

In reply to dave_59:

// --------------------------------------------------------------------------------
timescale 1 ps / 1 ps //include “dct_edif.edn”

(* STRUCTURAL_NETLIST = “yes” *)
module dct_dut
(CLK,
RST,
xin,
z_out);
input CLK;
input RST;
input [7:0]xin;
output [10:0]z_out;

its in verilog file and other .edn file we got at time of netlist conversion so i replaced rtl file with netlist file. i add xilinks library files added in project.

what I have to do now ?? if you can provide GLS verification small example. that’s will be very helpful.

10

In reply to kansagaratushar:

This forum is not for tool specific help. Check your tool’s documentation for simulation tutorials.