In reply to kansagaratushar:
EDIF is another format that needs to be converted to Verilog before running a simulation.