Verification Academy
The object at dereference depth 1 is being used before it was constructed/allocated. Please make sure that the object is allocated before using it
UVM
UVM-SystemVerilog
,
UVM
alexd555
June 13, 2019, 12:15pm
26
What about of monitor ? should there be posedge clk ?
Where else ?
show post in topic