In reply to ben@SystemVerilog.us:
Thank you very much for your detailed explanation I was able to write the assertion thanks to your comments and observations.
-R
In reply to ben@SystemVerilog.us:
Thank you very much for your detailed explanation I was able to write the assertion thanks to your comments and observations.
-R