System verilog assertion to check whether a clock is always zero through out the simulation

[user49]

In reply to praveen1705:

 
always @(posedge clk) begin
  am_1F: assert (0) else $display("%t Error: clk==", $realtime, clk); // 

Ben