System verilog assertion to check whether a clock is always zero through out the simulation

SystemVerilog
, ,
3

In reply to ben@SystemVerilog.us:

Hi Ben,

Actually the problem statement is I have a clk which should be zero through out the simulation, If it goes to high at any point, then I do need to report it as an error.

Regards,
Praveen