SVA to check whether a signal is stable between 2 events

SystemVerilog
, , , , ,
6

In reply to nsiddams:

Please try making a small testbench that tests your property in the failing case. It makes it much easier for people to understand your problem.