[SVA] Sequence of data

[ldmldm]

In reply to ben@SystemVerilog.us:

Is there a way to re-write the

(valid_l, v_d=data_l)

sequence in another way (other than (… , …))?