Verification Academy
SVA for FSM
SystemVerilog
assert-property
,
SystemVerilog
,
FSM
,
SVA
,
SVA-for-FSM
nimitz_class
July 8, 2021, 12:09am
3
In reply to
warnerrs
:
I need some signal before
fsm
to use implication, right?
show post in topic