Verification Academy
SVA for FSM
SystemVerilog
assert-property
,
SystemVerilog
,
FSM
,
SVA
,
SVA-for-FSM
warnerrs
July 7, 2021, 11:47pm
2
In reply to
nimitz_class
:
Why are you using s_eventually instead of an implication?
show post in topic