I’m trying to write an assertion to check the value of a signal ladder_value when FSM is in the below two states. This works but fails to repeat throughout the simulation. I want to have an assertion that keeps checking for the FSM to go to those two states and check for the value of the ladder_valu…

IMPORTANT NOTICE: Please be advised that the Verification Academy Forums will be offline for scheduled maintenance on Sunday, April 6th at 2:00 US/Pacific.

Verification Academy

SVA for FSM

SystemVerilog

warnerrs July 7, 2021, 11:47pm 2

In reply to nimitz_class:

Why are you using s_eventually instead of an implication?