In reply to rahulkumarbudhwani:
Output skew models “clk-to-q + combo delay” , this is to mimic the behavior of the initiator that your design would be subjected to. let’s say “clk-to-q + combo” delay exceeds “clkperiod-tsetup” of your input flop, this would result in setup violation in GLS