Verification Academy
Signal written by more than one continuous statement
SystemVerilog
Polymorphism
,
questasim
,
BFM
,
sv-interfaces
,
SystemVerilog
dave_59
February 21, 2019, 6:53pm
2
In reply to
arquer
:
Use wires instead of variables inside your interface.
show post in topic