In reply to uvm_share:
It is still not clear how you are going to achieve this. The structure of your design needs to be configured before compilation, and you can get that information and apply it to the testbench.
There are tools that can help build your testbench with templates. You may want to look at:
https://verificationacademy.com/topics/verification-methodology/uvm-framework