Search inside module UVM/systemVerilog

SystemVerilog
,
3

My aim is adding genericity to my verification environment, in order to will be capable to connect automaticly and with generic way the master and slave interfaces of this bridges.

For this do you have any suggestions for implementing this ?

Thanks,