SBClock has 64 posedges/negedges followed by 32 UI of low

SystemVerilog
, ,
2

Hi, I would introduce a virtual clock @800MHz keeping going while sbclk is low. Then you can use it for your properties/assertions…