Verification Academy
Assertion to check Clock pattern
SystemVerilog
SVA
,
System-Verilog
,
assertion
ben2
January 31, 2024, 12:48am
2
Your question is very similar to this other question at
show post in topic