In reply to Michael54:
What I menat is frontddor does not have an impact on the simulation performance. The register access time depends on the bus cycles you have to execute for accessing 1 register. If 1 bus cycle needs 7 clock cycles this is an enourmous time effort.