Hi All,
As for the difference between usage of the ‘reg’ and ‘wire’ @Verilog, I aware of…
But what’s the difference between the wire and logic @SystemVerilog? Why an additional data type ‘logic’ was required?
What’s the data type in SystemVerilog, wch is similar to ‘reg’ in Verilog?
Thank you!