Reg and logic in sv

[Saikrishna]

Hi everyone,
Can anyone please tell the difference between reg and logic with example

[dave_59]

Reg vs wire vs logic @SystemVerilog

The only difference between reg and logic in SystemVerilog is how they are spelled. See What's the deal with those wire’s and reg’s in Verilog - Verification Horizons