In reply to hisingh:
You do not need the use of the not. State what the what IS rather than what is NOT.
property CheckRead ;
int localID ;
($rose( read ) , localID = readID ) |=>
!($rose(read) && readID==localID) [*1:$] ##0
$rose(readAck) && readAckID == localID;
endproperty
My corrections:
BTW, you use too many () and too many spaces; it makes the code unreadable.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
** SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
…
- SVA Package: Dynamic and range delays and repeats SVA: Package for dynamic and range delays and repeats - SystemVerilog - Verification Academy
- Free books: Component Design by Example https://rb.gy/9tcbhl
Real Chip Design and Verification Using Verilog and VHDL($3) https://rb.gy/cwy7nb - Papers:
- Understanding the SVA Engine,
Verification Horizons - Reflections on Users’ Experiences with SVA
Reflections on Users’ Experiences with SVA - SVA Alternative for Complex Assertions
https://verificationacademy.com/news/verification-horizons-march-2018-issue - SVA in a UVM Class-based Environment
https://verificationacademy.com/verification-horizons/february-2013-volume-9-issue-1/SVA-in-a-UVM-Class-based-Environment
Udemy courses by Srinivasan Venkataramanan (http://cvcblr.com/home.html)
https://www.udemy.com/course/sva-basic/
https://www.udemy.com/course/sv-pre-uvm/