Post Synthesis Simulation error, unable to find ports due to flattening 2D array ports to 1D

SystemVerilog
, ,
2

In reply to Farah_Adel_Fathy:

You need to show exactly how the ports are declared. When you sat flattened, do you mean split into separate ports for each unpacked element?