PACKAGE use in SV

SystemVerilog
, ,
1

Hi all,
Can any one please tell me how to use package in SV ? Why package in SV?

Thanks in Advance
Regards
Sathish

2

There are many articles on this topic available if you search for it. One article you should read is SystemVerilog Coding Guidelines: Package import versus `include - Verification Horizons