OOPs based testbench of combinational adder

SystemVerilog
, , ,
3

In reply to dave_59:

You mean clock at testbench not in design as I have combinational ADDER.