Member variable to be only inherited by immediate child

SystemVerilog
,
6

In reply to Rsignori92:
Moving it to child class is not desired, Parent can have child-1 and child-2 … both able to access string s.