Member variable to be only inherited by immediate child

SystemVerilog
,
5

In reply to Rsignori92:

I will work out on it to see if feasible. Regards