Is it possibe to assign an int variable to an int parameter or not

SystemVerilog
, , ,
1

**I am trying to achieve the following :

int n = $urandom_range(1,20);
paramter int N = n;

Is there a way to do it?**

2

In reply to assert_yourself:

parameter are meant to be constant.
To achieve overriding instantiate the module with different parameter value.

3

In reply to assert_yourself:

static variables initializations happen at time 0 at the start of simulation execution. Parameter assignments happen during compilation/elaboration before simulation starts. Parameters can be used to make assignments to other parameters or variables, but you cannot make an assignment from a variable to a parameter.