Interface modport: one signal always connected to a default value

SystemVerilog
, ,
3

In reply to stefaniemcg:

Try like the below way :

modport readonly (
        output rst, clk, dati, addr,
        input  dato, wr = 1'b0 // Specify the default value for wr
    );