In FIFO for writing data into FIFO WE use one clock and from reading the data from FIFO we are using different clock and FIFO is just 1 word deep

SystemVerilog
, , , ,
4

In reply to Harsha vardhan:

Then what you are asking for is not really a FIFO, it is a “fast to slow clock domain crossing synchronizer”. I would do a search for the quoted text.