How to write SVA when the antecedent is changing at the same time when the sampling clock is getting off?

SystemVerilog
, , ,
4

In reply to ben@SystemVerilog.us:

oh yeah, my bad the assert will fail at 7ns itself.