How to write SVA when the antecedent is changing at the same time when the sampling clock is getting off?

SystemVerilog
, , ,
3

In reply to ViVer:

I don’t follow what you are asking. sig_a only changes at time 3ns and at no other time according to your diagram. Can you create an example stimulus that shows the when you expect the assertion passing and then failing.