Hi Everyone, i have gone through the verious recommanded approches to teminate my uvm simulation but i have not find good solution. the simulation is not terminating. approch 1: a. i am raising and dropping objection in run_phase() of all components. using phase.raise_objection(this) , phase.…

Hi I think this Sunburst paper is useful,take a look http://www.sunburst-design.com/papers/CummingsDVCon2011_UVM_TerminationTechniques.pdf -BR Hash

The clock generation running infinitely is not an issue. When the UVM phasing mechanism reaches the end of all phases, a $finish will be called to terminate simulator execution, including the clock. There must be something else that is preventing the UVM from finishing. If you set UVM_VERBOSITY to …

In reply to Chandra Bhushan Singh : HI chandra , thank you. i used uvm_timeout. it’s giving uvm_fatal error and terminating simuation. i think we can do this by printing some fatal error. Thanks kbkdec15

I think you are blocked in some where in wait statement in some logic or @. One think you can do don not use raise_objection and drop_objection in deep in hierarchical. Just use it in test and enviroment . And put your eot condition in env in run phase. When all sequences is completed test also drop…

Can you post your test code if possible otherwise use stepping into your test code and check where it is blocking.

In reply to Chandra Bhushan Singh : Hi chandra, i put some display() statments at end of each phase , all messages are displayed. i put only raise/drop objection in test. the raising is happening but not drop_objection(); Following message displaying : The total objection count is 1 -----------…

In reply to Chandra Bhushan Singh : Hi chandra , in test , 0.phase.drop_objection(this); fork starting slave seqr starting master seqr 4.join 5.phase.phase_done.display_objections(); 6.phase.drop_objection(this); 7.phase.phase_done.display_objections(); the simulation is coming upto line nu…

0.phase.drop_objection(this); i think it is typo or you doing it ??. Can you make sure that test run phase should have only raise_objection and drop objection. If its true then only one case it is blocked because of starting master.start() is not completing.

In reply to Chandra Bhushan Singh : sorry that is phase.raise_objection(this). typing mistake.

In reply to kbkdec15 : why should we raise/drop_objection in test or env. what happens if we raise/drop_objection is all run_phase(); is there any way to drop the objection which is not dropped. Thanks kbkdec15

hi, If you raise objection in run phase of each component then it may be the case then some run phases are not completing, so that will block your end of simulation. For example your driver may be the thread which will never end. So your driver may hold the simulation. If you raise objection in en…

How to Terminate UVM simulation?

UVM

ramesh.mr April 10, 2020, 11:47am 23

In reply to ramesh.mr:

source link: