How to make a constraint with implication to be soft constraint

SystemVerilog
, , ,
5

In reply to mseyunni:

No. You need to write this as

mode -> soft ((length <== 1024) && (length != 500));

or don’t use the implication operator

soft (!mode || (length <== 1024) && (length != 500) )