How to make a constraint with implication to be soft constraint

SystemVerilog
, , ,
4

In reply to dave_59:

Hi Dave,

Is the following constraint allowed:

soft mode -> ((length <== 1024) && (length != 500));

Thanks,
Madhu