Verification Academy
How to make a constraint with implication to be soft constraint
SystemVerilog
constraint
,
implication-operator
,
soft-constraints-hard-constraints-constraints
,
SystemVerilog
peterjin
June 18, 2019, 12:15am
3
In reply to
dave_59
:
Thanks so much for your help!
Hao
show post in topic