How to make a constraint with implication to be soft constraint

SystemVerilog
, , ,
3

In reply to dave_59:

Thanks so much for your help!

Hao