How to generate 7 consecutive ones for "rand bit [31:0]:" data variable . Assuming the 7 consecutive ones can occur anywhere in the 32bits

[dave_59]

In reply to Shilton_uday:

data[n:m] where n and m are variables is not legal SystemVerilog syntax