Verification Academy

3D-system-verilog-constraints

Topic		Replies	Views	Activity
How to generate 7 consecutive ones for "rand bit [31:0]:" data variable . Assuming the 7 consecutive ones can occur anywhere in the 32bits SystemVerilog SystemVerilog , 3D-system-verilog-constraints		8	3180	May 4, 2020