How to connect the inout port of class interface to inout port of module

In reply to vadivelan014:

See replies and links in
https://verificationacademy.com/forums/systemverilog/assigning-interface-net-type-signals-class