In reply to vk7715:
https://verificationacademy.com/sessions/interactive-debug-techniques-for-uvm-systemverilog-and-rtl-using-visualizer