Do we use modport of an interface when connecting to UVM test?

UVM
, , , , ,
7

In reply to chr_sue:

Yes I get connect error saying “unconnected interface port”.
Not the compile error, I guess.

Could you give an insight into why I would get the connect error when using modport to connect to Verilog DUT using wrapper?