Do we use modport of an interface when connecting to UVM test?

In reply to nikhil.n:

A modport does not add aditional functionality to the SystemVerilog interface constructs. It adds only checking of the data direction. It is up to you to make your decision. In all my UVM projects (15+) I did not use modports.