Constraining an Object's Object's Variable

SystemVerilog
, ,
3

In reply to ben@SystemVerilog.us:

Good catch. The original code that has the correct syntax, I just didn’t want to post it up here. Do you know if this should work?