In reply to AshishP:
Since I work for Mentor, I can comment on Questa’s behavior, and as a member of the IEEE SystemVerilog 1800 committee, I can comment on my interpretation of the LRM, and whether it is correctly worded. In this case, Questa behavior matches my interpretation of the standard, and VCS does not.